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SUMMARY 
This  r e p o r t  desc r ibes  cont inuing work on t h e  des ign  and f a b r i -  
c a t i o n  of an  i n t e g r a t e d  system which, because of t h e  pas s ive  component 
requirements ,  i nc ludes  both s i l i c o n  d i f f u s e d  devices  and tantalum pass ive  
components. A des ign  l ayou t  fo r  t h e  complete AVDC system is presented  
which comprises fou r  separa ted  i n t e g r a t e d  c i r c u i t  ch ips  combined i n t o  
one package. Details of t h e  ind iv idua l  ch ip  des igns  are g iven  and t h e  
m e r i t  of t h e  ' f l i p -ch ip '  and convent ional  assembly methods are compared. 
The d e l i n e a t i o n  technique used f o r  t h e  tantalum component formation i s  
b r i e f l y  descr ibed .  
1. Introduction 
The previous interim report presented a design study which 
from reasons of power dissipation and stability divided the system be- 
tween six separate silicon chips. 
the final output stage it has been possible to reduce the total power 
dissipation in the system from 2200 milliwatts to 880 milliwatts and 
this allowed the designs to be consolidated into four separate chips. 
These are: the reference supply, differential amplifier, transfer gen- 
erator and output circuit. Furthermore, the layout of the four chips 
has been organized such that a single chip unit can be made using a 
simple interconnection overlay mask in the event that four adjacent chips 
on the same slice are all functioning correctly. 
By excluding the load resistors from 
2.  Integrated System Design 
A design layout for the complete AVDC system was made giving 
the relative position of each chip and fixing the paths of leads that 
must be made for interconnection. The overall layout of the system is 
shown in Figure 1, the exact physical size being slightly less than the 
original estimate of size. 
allowing 50 mils distance between circuits. 
approximately 5 mils in the one chip design. 
sulation must consist of a six terminal, flip-chip type package capable 
of dissipating the 900 mw produced in the overall circuit. 
has been made such that a complete one-chip mask can be produced once 
the individual desired characteristics of each circuit have been obtained. 
The design is somewhat conservative in 
This can be reduced to 
A s  shown, the final encap- 
The layout 
A final trimming operation on the overall system will be made 
in two steps to achieve the final output characteristics. First, the 
tantalum resistor associated with the triangle generator will be trimmed 
by etching the resistor, while monitoring the generator frequency and 
obtaining 2.5 kc. The triangle generator, differential amplifier and 
output circuit can then be mounted flip-chip style on the ceramic sub- 
strate, leaving the reference supply unmounted. After it is determined 
what voltage is required to give the correct symmetry of inputs at the 
comparator amplifier, the reference supply can be trimmed to this voltage, 
then mounted in place in the AVDC system. When the single chip AVDC 
system is made, this operation can be made after the chip is mounted. 
3. Design of Individual Circuits 
3.1 Reference Supply 
The layout and fabrication masks have been made for this cir- 
cuit with two lots of eight silicon slices being processed for integrated 
circuits. Diffusions have been carried out on these slices (for the iso- 
lation step and will be measured for leakage after the B&R masks have 
been applied. The physical layout is shown in Figure 2. 
The background material was chosen to be 1!2 cm n type epitaxial 
silicon approximately 25 microns thick. This material will yield tran- 
sistors with a V of 25V, betas greater than 50 and saturation resis- CEO 
tances less than 30052. Space for a tantalum resistor has been allowed 
on this chip which will be deposited after the circuit has been checked 
for operation. 
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Since t h e  zener  diodes should have as near  a zero  temperature  
c o e f f i c i e n t  as poss ib l e ,  t h e  diodes and t r a n s i s t o r  base  r eg ions  w i l l  be  
d i f f u s e d  w i t h  200 s h e e t  r e s i s t a n c e  t o  g ive  5.8V r e fe rence  diodes.  
3.2 D i f f e r e n t i a l  Amplifier 
The l ayou t  f o r  t h i s  c i r c u i t  has  been completed and is shown 
i n  Figure  3. 
material as used f o r  t h e  re ference  supply,  i n  a d d i t i o n ,  f l o a t i n g  col-  
l e c t o r  r eg ions  w i l l  be  requi red  because of t he  two zener  vo l t age  
s p e c i f i c a t i o n .  The 8.2V zener  vo l t age  w i l l  be obta ined  us ing  t h e  P w a l l  
boron d i f f u s i o n  and t h e  1 4 V  zener v o l t a g e  w i l l  be  obta ined  us ing  t h e  BSIR 
boron d i f f u s i o n .  The capac i to r s  w i l l  then  be capable  of wi ths tanding  1 4  
v o l t s  a t  t h e  reverse-biased junc t ion .  To o b t a i n  t h i s  14 v o l t s  t h e  t r an -  
s i s t o r s  are f a b r i c a t e d  wi th  2 5 0 m  s h e e t  resistam a d  4 nricxm base  depth.  
This  a m p l i f i e r  w i l l  be f a b r i c a t e d  on t h e  same background 
3 . 3  Triangle  Generator 
The layout  f o r  t h i s  ch ip  has  a l s o  been completed and is  shown 
i n  F igure  4. 
c a p a c i t o r  and 25K r e s i s t o r  account f o r  roughly 75% of t h e  area of t h e  
ch ip .  on t h e  same material 
as t h e  o t h e r  devices ,  b u t  w i l l  no t  r e q u i r e  a f l o a t i n g  c o l l e c t o r  r eg ion  
under t h e  e p i t a x i a l  l aye r .  The c i r c u i t  con ta ins  a 14V re fe rence  diode 
r e q u i r i n g  t h a t  t h e  base  of t he  t r a n s i s o t r s  be f a b r i c a t e d  wi th  250!d/D 
s h e e t  r e s i s t a n c e  a t  a depth of 4 microns.  
3 . 4  Output C i r c u i t  
The layout  f o r  t h i s  c i r c u i t ,  c o n s i s t i n g  of t h e  comparator, 
This  i n t e g r a t e d  c i r c u i t  con ta ins  t h e  ,002 vf tantalum 
The t r i a n g l e  gene ra to r  w i l l  be  f a b r i c a t e d  
b ina ry  and d r i v e r ,  and output  ga t e s  i s  nea r ly  complete and t h e  
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f a b r i c a t i o n  masks w i l l  be  a v a i l a b l e  soon. This  ch ip  w i l l  u s e  t h e  same 
material used f o r  t h e  o the r  c i r c u i t s  and w i l l  r e q u i r e  f l o a t i n g  co l l ec -  
t o r  reg ions  t o  reduce t h e  s a t u r a t i o n  r e s i s t a n c e  of t h e  output  g a t e s .  
The output  t r a n s i s t o r s  w i l l  be capable  of 50 m a  c o l l e c t o r  c u r r e n t s .  
4. Tantalum Component Fabr ica t ion  
4 .1  Deposi t ion 
The t r i o d e s p u t t e r i n g  system used f o r  t h e  reactive s p u t t e r i n g  
of tantalum n i t r i d e  and tantalum oxide components is  complete and 
r e s i s t o r  and d i e l e c t r i c  f i l m s  a r e  now be ing  depos i ted  i n  t h i s  equipment. 
The depos i ted  f i l m  th ickness  i s  monitored us ing  the  r e s i s t a n c e  of a 
s tandard  s t r i p  of t h e  spu t t e red  l a y e r .  
4 . 2  P a t t e r n  Def in i t i on  
A method f o r  d e l i n e a t i o n  of t h e  tantalum components which is  
compatible wi th  the  s i l i c o n  oxide s u b s t r a t e  has  been eva lua ted .  A 
comparison w a s  made between using calcium f l u o r i d e  and aluminum as a 
t r a n s f e r  mask. This  i s  required s i n c e  convent ional  photore , s i s t  materials 
are degraded by the  e t ches  requi red  f o r  tantalum. It  w a s  found t h a t  by 
d e l i n e a t i n g  the  r equ i r ed  p a t t e r n  i n  an  aluminum l a y e r  p r i o r  t o  t h e  
tantalum depos i t i on  and then subsequently removing the  aluminum and 
over lay ing  tantalum t h e  requi red  component conf igu ra t ions  can  b e  achieved. 
4 . 3  M e t a l l i z a t i o n  
A m e t a l l i z a t i o n  scheme which is  s u i t a b l e  f o r  both s i l i c o n  
in t e rconnec t ion  and tantalum e lec t rodes  has  been adopted. Th i s  u t i l i z e s  
t i tanium-gold in t e rconnec t ion  l a y e r s .  
sembled t o  evaporated t h e  t i tanium-gold l a y e r s .  
A vacuum system has been as- 
The th ickness  of t h e  
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consecutive layers is monitored by a quartz crystal microbalance. The 
delineation of these interconnections with conventional photoresist 
techniques has been examined and is satisfactory. 
5. Package Design 
5.1 Interconnection Design 
A s  outlined in paragraph 2, the utilization of the same cir- 
cuit configurations for the four chip layout as for a monolithic 
design greatly simplifies the lead patterns required in the ceramic 
substrate of the package for the flip-chip assembly. All the lead 
terninations have a simple one to one correspondence with the related 
termination on the adjacent chip so that the intraconnection lead 
lengths are minimized and no cross-overs are required on the package. 
5.2 Thermal Dissipation 
The major design problem which arises with the use of the 
flip chip assembly technique is the thermal dissipation,which is 
limited in each chip,by the heat which can be removed via the inter- 
connection pads. Since the total area of these pads is much less than 
the total chip area the thermal resistance for the flip-chip configu- 
ration is higher than for a conventional back mounted chip. 
A comparative example for the differential amplifier chip, 
which has the highest power dissipation (300 mw) on the smallest area 
(80 mil x 75 mil) is given below. 
Assuming the possibility of spacing 5 x 5 mil pads at 10 mil 
intervals for the flip-chip assembly, the maximum number of pads round 
the periphery is sixteen and the total pad area is 400 mils2 compared 
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w i t h  6000 m i l s 2  f o r  t he  t o t a l  chip area. 
h e a t  conduct ive pa th  toge the r  with the  a d d i t i o n a l  f a c t o r  of t h e  t r ans -  
mission of t h e  h e a t  t o  t h e  pad wi th in  t h e  ch ip  i t s e l f  l eads  t o  a 
working j u n c t i o n  temperature of 131.5'C f o r  an  85OC ambient i n  a worst  
This  r educ t ion  i n  e f f e c t i v e  
case a n a l y s i s  f o r  t h e  f l i p -ch ip  s t r u c t u r e  compared wi th  a j u n c t i o n  
temperature  of 101.3OC f o r  a n  85OC ambient i f  t h e  ch ip  i s  t o t a l l y  con- 
t a c t e d .  
Thus the  improvement i n  r e l i a b i l i t y  gained by avoiding the  
u s e  of bonded w i r e s  i n  t h e  f l ip -ch ip  s t r u c t u r e  may be  somewhat d e t e r i -  
o r a t e d  by t h e  h igher  j u n c t i o n  temperature which may have t o  be 
t o l e r a t e d .  However, s i n c e  a t h e o r e t i c a l  p r e d i c t i o n  of thermal resist- 
ance i s  of n e c e s s i t y  appr0ximate;experimental determina t ions  of opera t -  
i n g  j u n c t i o n  temperature  w i l l  be determined f o r  t h e  f l i p -ch ip  configu- 
r a t i o n .  
6.  Program f o r  t h e  Next Report Per iod 
The i n d i v i d u a l  chips  f o r  t h e  complete system w i l l  be  f a b r i c a t e d ,  
t e s t e d  and assembled i n t o  a s i n g l e  package. Performance d a t a  and test 
s p e c i f i c a t i o n s  f o r  t h e  system w i l l  be  der ived .  
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